

EGC220

Class Notes

3/10/2022



Baback Izadi

Division of Engineering Programs

bai@enr.newpaltz.edu

Test 1

Spring 2022

Average	#####	83
Median	#####	83
MAX	#####	100
Minimum	#####	42

Spring 2023

Average		67
Median		71
MAX		96
Minimum		0

Gray code


0	00
1	01
2	11
3	10

2 bit Gray code

$$R = G \oplus B$$

$$E = R \oplus C$$

$$Y = E \oplus D$$



$$G = A$$

$$R = \sum m(4, 5, 6, 7, 8, 9, 10, 11) \quad Y = \sum m(1, 2, 5, 6, 9, 10, 13, 14)$$


$$E = \sum m(2, 3, 4, 5, 10, 11, 12, 13)$$

0	000
1	001
2	011
3	010
4	110
5	111
6	101
7	100

AB ₂ C ₂ D ₂	G ₂ R ₂ E ₂	Y ₂
0000	000	0
0001	001	1
0011	011	2
0010	010	3
0110	110	4
0111	111	5
0101	101	6
0100	100	7
1000	110	8
1001	111	9
1011	101	A
1010	100	B
1100	010	C
1101	011	D
1110	001	E
1111	000	F

Design a circuit that can convert a BCD code into a Gray. a. Write the truth table for this circuit. b. Find the minimized logic equations in SOP and POS for each output c. Draw the corresponding all NAND and all NOR gates logic diagram for this circuit. Label all inputs and outputs.

w	x	y	z
0	0	0	0
1	0	0	1
2	0	1	1
3	0	1	0
4	1	1	0
5	0	1	1
6	0	1	0
7	0	0	0



Binary	CKT	Gray
AB	X	Y
00	00	
01	01	
10	11	
11	10	

convert 2 bit binary to Gray

$$X = A$$

$$Y = A \oplus B$$

Gray code to binary

X	X	A	B
0	0	0	0
0	1	0	1
1	1	1	1
1	0	1	0

$$A = X$$

$$B = X \oplus Y$$

Binary	CKT	Gray
00	00	00
01	01	01
10	11	10
11	10	11

GRAY Code

0	0
0	1
1	1
1	0

0	0
0	1
1	1
1	0
0	1
0	0
1	0
1	1

$$Y = \sum_M(1, 2, 5, 6) + d(9)$$

$$G(A, B, C, D) = \sum_M(8A) + d(10, 11, 12, 13, 14, 15)$$

$$R(A, B, C, D) = \sum_M(4, 5, 6, 7, 8, 9) + d(11, 12, 13, 14, 15)$$

$$E(A, B, C, D) = \sum_M(2, 3, 4, 5) + d(11, 12, 13, 14, 15)$$

BCD \rightarrow GRAY

BCD

A	B	C	D	GRAY	
0	0	0	0	0000	9
0	0	0	1	0001	1
0	0	1	0	0011	2
0	0	1	1	0010	3
0	1	0	0	0110	4
0	1	0	1	0111	5
0	1	1	0	0101	6
0	1	1	1	0100	7
1	0	0	0	1000	8
1	0	0	1	1001	10
1	0	1	0	1011	11
1	0	1	1	1010	12
1	1	0	0	1100	13
1	1	0	1	1101	14
1	1	1	0	1111	15
1	1	1	1	1110	

down

Carry

15

$B_{CD} \rightarrow GRAY$

ABCD	GRAY
0000	0000
0001	0001
0010	0011
0011	0010
0100	0110
0101	0111
0110	0101
0111	0100
1000	1100
1001	1101
1010	1111
1011	1110
1100	1010
1101	1011
1110	1001
1111	1000

$GRAY \rightarrow B_{CD}$

$GRAY$

0000

0001

0010

0011

0100

0101

0110

0111

1000

1001

1010

1011

1100

1101

1110

1111

$ABC D$

0000

0001

0011

0010

0111

0110

0101

0100

0011

0010

0001

0000

1011

1010

1001

1000

1101

1110





1111

$A = \Sigma M(13, \dots)$

$B = \Sigma M(- -)$

ABCD|WX'YZ

0000	0000
0001	0001
0010	0011
0011	0010
0100	0110
0101	0111
0110	0101
0111	0100
1000	1100
1001	1101
1010	1111
1011	1110
1100	1010
1101	1011
1110	1001
1111	1000



|


Problem 1

There is an integrated circuit called a BCD-seven segment decode that takes 4 inputs and has seven output. The inputs represent a number between 0 and 9, and each of the seven outputs corresponds to one of seven LED's in a seven-segment display. A typical seven segment display is shown below.

- Write the truth table for each segment "a, b, c, d, e, f, g" with inputs A, B, C, and D. Make sure to adhere to the indicated segment notations.
- Simplify each output in Minimum S.O.P.
- Implement each output using all NAND gates.

Digit	Inputs				Output (7 Segments)
	D	C	B	A	
0	0	0	0	0	0
1	0	0	0	1	1
2	0	0	1	0	2
3	0	0	1	1	3
4	0	1	0	0	4
5	0	1	0	1	5
6	0	1	1	0	6
7	0	1	1	1	7
8	1	0	0	0	8
9	1	0	0	1	9

↓ , { / T X



INPUT

D	C	B	A
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1

a b c d e f g

d e f g

1 2 3 4 5 6 7 8 9

$$b = \text{TM}(2) + d(10 - 15)$$

$$c = \text{TM}(1, 4, 7) + d(10 - 15)$$



$$a = \text{TM}(5, 6)$$

$$+ d(10, 11, 12, 13, 14, 15)$$

$$g = \text{TM}(0, 1, 7) + d(10 - 15)$$

Problem 2




Design a 1 out of 4 decoder with active low outputs and two enable lines, one active low and one active high.



High
Low



Problem 2





Design a 1 out of 4 decoder with active low outputs and two enable lines, one active low and one active high.



Problem 3

Using the decoder in Problem 3, design a 1 out of 16 decoder with active low outputs.





Problem 4

Write a Verilog code for the decoder in Problem 2: 1-out of 4 decoder active low outputs and two enable lines, one active low and one active high.

```
module decoder-1-out-4 (EN, E, A, B, O0, O1, O2, O3);
    input EN, E, A, B;
    output O0, O1, O2, O3;
    Assign ~O0 = ~EN & E & ~A & ~B;
    Assign ~O1 = ~EN & E & ~A & B;
    Assign ~O2 = ~EN & E & A & ~B;
    Assign ~O3 = ~EN & E & A & B;
endmodule
```

1-out-of-4

```
// 2-to-4-Line Decoder with Enable: Dataflow Verilog Desc.          // 1
// (See Example 3-16 for logic diagram)                                // 2
module decoder_2_to_4_df_v(EN, A0, A1, D0, D1, D2, D3);           // 3
    input EN, A0, A1;                                              // 4
    output D0, D1, D2, D3;                                         // 5
    ///////////////////////////////////////////////////////////////////
    assign D0 = EN & ~A1 & ~A0;                                     // 7
    assign D1 = EN & ~A1 & A0;                                       // 8
    assign D2 = EN & A1 & ~A0;                                      // 9
    assign D3 = EN & A1 & A0;                                       // 10
    ///////////////////////////////////////////////////////////////////
endmodule                                                       // 11
// 12
```

Copyright ©2016 Pearson Education, All Rights Reserved

Structural Verilog Description of 2-to-4-Line Decoder

```
// 2-to-4-Line Decoder with Enable: Structural Verilog Desc.          // 1
// (See Figure 3-16 for logic diagram)                                     // 2
module decoder_2_to_4_st_v (EN, A0, A1, D0, D1, D2, D3);           // 3
    input EN, A0, A1;
    output D0, D1, D2, D3;
    wire A0_n, A1_n, N0, N1, N2, N3;                                    // 7
    not                                         // 8
        g0(A0_n, A0),
        g1(A1_n, A1);
    and                                         // 9
        g3(N0, A0_n, A1_n),
        g4(N1, A0, A1_n),
        g5(N2, A0_n, A1),
        g6(N3, A0, A1),
        g7(D0, N0, EN),
        g8(D1, N1, EN),
        g9(D2, N2, EN),
        g10(D3, N3, EN);
    endmodule                                         // 20
```

